## RC4227

## Dual Precision Operational Amplifier

## Features

－Very low noise
Spectral noise density $-3.8 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
$1 / \mathrm{F}$ noise corner frequency -2.7 Hz
－Very low VOS drift－ $0.3 \mu \mathrm{~V} / \mathrm{Mo} ; 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
－High gain－ $500 \mathrm{~V} / \mathrm{mV}$
－High output drive capability $- \pm 10 \mathrm{~V}$ into 1 K load
－High slew rate－2．7 V／uS
－Wide gain bandwidth product -8 MHz
－High common mode rejection ratio－ 104 dB
－Low input offset voltage－ $75 \mu \mathrm{~V}$
－Low frequency noise $-0.08 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}(0.1 \mathrm{~Hz}$ to 10 Hz$)$
－Low input offset current－ 2.5 nA
－Industry standard pinout
－8－Lead DIP
circuits．Stable operation can be obtained with capacitive loads up to $2000 \mathrm{pF}^{1}$ ．The drift performance is，in fact，so good that the system designer must be cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals are enough to degrade its per－ formance．For this reason it is also important to keep both input terminals at the same relative temperature．

The performance of the RC4227 is achieved using precision amplifier design techniques coupled with a process that combines nitride transistors and capacitors with precision thin－film resistors．The die size savings of nitride capacitors and thin film resistors allow the RC4227 to be offered in an 8－pin mini－dip package and fit the industry standard dual op amp pinout．

## Note：

1．By decoupling the load capacitance with a series resistor of $50 \Omega$ or more，load capacitances larger than 2000 pF can be accommodated．

## Block Diagram



## Absolute Maximum Ratings

(beyond which the device may be damaged) ${ }^{1}$

| Parameter |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  |  | $\pm 18$ | V |
| Input Voltage ${ }^{2}$ |  |  |  | $\pm 18$ | V |
| Differential Input Voltage |  |  |  | 0.7 | V |
| Internal Power Dissipation ${ }^{3}$ |  |  |  | 658 | mW |
| $\mathrm{PDTA}<50^{\circ} \mathrm{C}$ | PDIP |  |  | 468 | mW |
|  | CerDIP |  |  | 833 |  |
| Output Short Circuit Duration |  | Indefinite |  |  |  |
| Junction Temperature | PDIP |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | CerDIP |  |  | 175 |  |
| Storage Temperature |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | RM4227B | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | RC4227F/G | 0 |  | 70 |  |
| Lead Soldering Temperature ( 60 sec ) |  |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| For $\mathrm{T}_{\mathrm{A}}>50^{\circ} \mathrm{C}$ Derate at | PDIP |  | 6.25 |  | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
|  | CerDIP |  | 8.33 |  |  |

## Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. For supply voltages less than $\pm 18 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Observe package thermal characteristics.

## Operating Conditions

| Parameter |  |  | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| ӨJC | Thermal resistance | CerDIP |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| OJA | Thermal resistance | PDIP |  | 160 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | CerDIP |  | 150 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics

( $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C}$ unless otherwise noted)

| Parameters | Test Conditions | 4227B/F |  |  | 4227G |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Input Offset Voltage ${ }^{3}$ |  |  | 20 | 150 |  | 30 | 180 | $\mu \mathrm{V}$ |
| Long Term Vos Stability ${ }^{1}$ |  |  | 0.3 |  |  | 0.4 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current |  |  | $\pm 2.5$ | $\pm 10$ |  | $\pm 5$ | $\pm 15$ | nA |
| Input Bias Current |  |  | $\pm 5$ | $\pm 15$ |  | $\pm 7.5$ | $\pm 25$ | nA |
| Input Noise Voltage | 0.1 Hz to 10 Hz |  | 0.08 |  |  | 0.08 |  | $\mu \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Input Noise Voltage Density | $\mathrm{FO}=10 \mathrm{~Hz}$ |  | 3.8 |  |  | 3.8 |  | $\frac{\mathrm{nV}}{\sqrt{\mathrm{~Hz}}}$ |
|  | $\mathrm{FO}=30 \mathrm{~Hz}$ |  | 3.3 |  |  | 3.3 |  |  |
|  | FO $=1000 \mathrm{~Hz}$ |  | 3.2 |  |  | 3.2 |  |  |
| Input Noise Current Density | $\mathrm{FO}=10 \mathrm{~Hz}$ |  | 1.7 |  |  | 1.7 |  | $\frac{\mathrm{pA}}{\sqrt{\mathrm{~Hz}}}$ |
|  | $\mathrm{FO}=30 \mathrm{~Hz}$ |  | 1.0 |  |  | 1.0 |  |  |
|  | $\mathrm{FO}=1000 \mathrm{~Hz}$ |  | 0.4 |  |  | 0.4 |  |  |
| Input Resistance (Diff. Mode) |  |  | 5.0 |  |  | 4.0 |  | $\mathrm{M} \Omega$ |
| Input Resistance (Com. Mode) |  |  | 2.5 |  |  | 2.0 |  | $\mathrm{G} \Omega$ |
| Input Voltage Range ${ }^{2,4}$ |  | $\pm 11$ | $\pm 12.3$ |  | $\pm 11$ | $\pm 12.3$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{VCM}= \pm 11 \mathrm{~V}$ | 104 | 123 |  | 100 | 120 |  | dB |
| Power Supply Rejection Ratio | V S $= \pm 4.0 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ | 104 | 120 |  | 100 | 118 |  | dB |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{RL} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{VOUT}= \pm 10 \mathrm{~V} \end{aligned}$ | 500 | 1000 |  | 400 | 800 |  | $\mathrm{V} / \mathrm{mV}$ |
|  | $\begin{aligned} & \mathrm{VOUT}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega \end{aligned}$ | 400 | 800 |  | 300 | 600 |  |  |
|  | $\begin{aligned} & \text { VOUT }= \pm 1.0 \mathrm{~V} \\ & \text { VS }= \pm 4.0 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}} \geq 1.0 \mathrm{k} \Omega \end{aligned}$ | 250 | 500 |  | 200 | 400 |  |  |
| Output Voltage Swing | $\mathrm{RL} \geq 2.0 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13.8$ |  | $\pm 12$ | $\pm 13.8$ |  | V |
|  | $R \mathrm{~L} \geq 1 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 12$ |  | $\pm 11$ | $\pm 12$ |  |  |
| Slew Rate ${ }^{2}$ | $\mathrm{RL} \geq 2.0 \mathrm{k} \Omega$ | 1.5 | 2.7 |  | 0.1 | 0.3 |  | V/us |
| Gain Bandwidth Product |  | 5.0 | 8.0 |  | 5.0 | 8.0 |  | MHz |
| Open Loop Output Resistance | VOUT $=0$, IOUT $=0$ |  | 70 |  |  | 70 |  | $\Omega$ |
| Power Consumption | $\mathrm{RL}_{\mathrm{L}}=\infty$ |  | 160 | 200 |  | 180 | 240 | mW |
| Crosstalk |  | 126 | 155 |  | 126 | 155 |  | dB |

## Notes:

1. Long Term Input Offset Voltage Stability refers to the averaged trend line of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$.
2. Guaranteed by design.
3. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
4. The input protection diodes do not allow the device to be removed or inserted into the circuit without first removing power.

## Electrical Characteristics

(VS $= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise noted)

| Parameters | Test Conditions | 4227B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Input Offset Voltage ${ }^{1}$ |  |  | 120 | 400 | $\mu \mathrm{V}$ |
| Average Input Offset Voltage Drift ${ }^{2}$ |  |  | 0.3 | 3.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  | $\pm 10$ | $\pm 35$ | nA |
| Input Bias Current |  |  | $\pm 15$ | $\pm 45$ | nA |
| Input Voltage Range |  | $\pm 10$ | $\pm 11.5$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{VCM}= \pm 10 \mathrm{~V}$ | 100 | 119 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{VS}= \pm 4.0 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ | 100 | 114 |  | dB |
| Large Signal Voltage Gain | $\mathrm{RL} \geq 2 \mathrm{k} \Omega$, VOUT $= \pm 10 \mathrm{~V}$ | 350 | 650 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{RL}_{\mathrm{L}} \geq 2.0 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 13.2$ |  | V |
| Power Consumption | $R \mathrm{~L}=\infty$ |  | 200 | 280 | mW |

## Notes:

1. Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2. This parameter is tested on a sample basis only.

## Electrical Characteristics

(VS $= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}$ unless otherwise noted)

| Parameters | Test Conditions | 4227F |  |  | 4227G |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Input Offset Voltage |  |  | 45 | 150 |  | 85 | 250 | $\mu \mathrm{V}$ |
| Average Input Offset Voltage Drift ${ }^{2}$ |  |  | 0.3 | 1.3 |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  | $\pm 8$ | $\pm 15$ |  | $\pm 10$ | $\pm 35$ | nA |
| Input Bias Current |  |  | $\pm 10$ | $\pm 30$ |  | $\pm 15$ | $\pm 45$ | nA |
| Input Voltage Range |  | $\pm 10$ | $\pm 11.8$ |  | $\pm 10$ | $\pm 11.8$ |  | V |
| Common Mode Rejection Ratio | $\mathrm{VCM}= \pm 10 \mathrm{~V}$ | 100 | 121 |  | 92 | 118 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{VS}= \pm 4.0 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ | 100 | 116 |  | 92 | 114 |  | dB |
| Large Signal Voltage Gain | $\begin{aligned} & \mathrm{RL}>2.0 \mathrm{k} \Omega, \\ & \mathrm{VOUT}= \pm 10 \mathrm{~V} \end{aligned}$ | 350 | 700 |  | 250 | 500 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{RL}>2.0 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 13.5$ |  | $\pm 11$ | $\pm 13.5$ |  | V |
| Power Consumption | $R \mathrm{~L}=\infty$ |  | 180 | 240 | 200 | 280 |  | mW |

## Typical Performance Characteristics



1. Peak-to-peak noise measured in a 10 -second interval.
2. The device under test should be warmed up for 3 minutes and shielded from air currents.
3. Voltage gain $=50,000$.

Figure 1. 0.1 Hz to 10 Hz Noise Test Circuit (1/2 Shown)


Figure 2. 0.1 Hz to 10 Hz Noise Gain vs. Frequency


Figure 4. Gain, Phase Shift vs. Frequency


Figure 3. Open Loop Gain vs. Frequency


Figure 5. Slew Rate, Gain Bandwidth Product, Phase Margin vs. Temperature

## Typical Performance Characteristics (continued)



Figure 6. Supply Voltage vs. Total Supply Voltage


Figure 8. Short Circuit vs. Time


Figure 10. Maximum Undistorted Output vs. Frequency


Figure 7. Maximum Output Swing vs. Load Resistance


Figure 9. Open-Loop Gain vs. Total Supply Voltage


Figure 11. Common-Mode Input Range vs. Supply Voltage

## Typical Performance Characteristics (continued)



Figure 12. Input Noise Voltage Density vs. Frequency


Figure 13. Op Amp Compensation Input Noise Voltage Density vs. Frequency


Figure 14. Input Noise Current Density vs Frequency

## Simplified Schematic Diagram



## Mechanical Dimensions

## 8-Lead Ceramic DIP Package

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | .200 | - | 5.08 |  |
| b 1 | .014 | .023 | .36 | .58 | 8 |
| b 2 | .045 | .065 | 1.14 | 1.65 | 2,8 |
| c 1 | .008 | .015 | .20 | .38 | 8 |
| D | - | .405 | - | 10.29 | 4 |
| E | .220 | .310 | 5.59 | 7.87 | 4 |
| e | .100 BSC |  | 2.54 BSC | 5,9 |  |
| eA | .300 BSC |  | 7.62 BSC | 7 |  |
| L | .125 | .200 | 3.18 | 5.08 |  |
| Q | .015 | .060 | .38 | 1.52 | 3 |
| s 1 | .005 | - | .13 | - | 6 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ |  |

## Notes:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
2. The minimum limit for dimension "b2" may be $.023(.58 \mathrm{~mm})$ for leads number $1,4,5$ and 8 only.
3. Dimension " $Q$ " shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic pin spacing is $.100(2.54 \mathrm{~mm})$ between centerlines. Each pin centerline shall be located within $\pm .010(.25 \mathrm{~mm})$ of its exact longitudinal position relative to pins 1 and 8.
6. Applies to all four corners (leads number $1,4,5$, and 8 ).
7. "eA" shall be measured at the center of the lead bends or at the centerline of the leads when " $\alpha$ " is $90^{\circ}$.
8. All leads - Increase maximum limit by $.003(.08 \mathrm{~mm})$ measured at the center of the flat, when lead finish applied.
9. Six spaces.


Mechanical Dimensions (continued)

## 8-Lead Plastic DIP Package

| Symbol | Inches |  | Millimeters |  | Notes |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  |
| A | - | .210 | - | 5.33 |  |  |  |
| A1 | .015 | - | .38 | - |  |  |  |
| A2 | .115 | .195 | 2.93 | 4.95 |  |  |  |
| B | .014 | .022 | .36 | .56 |  |  |  |
| B1 | .045 | .070 | 1.14 | 1.78 |  |  |  |
| C | .008 | .015 | .20 | .38 | 4 |  |  |
| D | .348 | .430 | 8.84 | 10.92 | 2 |  |  |
| D1 | .005 | - | .13 | - |  |  |  |
| E | .300 | .325 | 7.62 | 8.26 |  |  |  |
| E1 | .240 | .280 | 6.10 | 7.11 | 2 |  |  |
| e | .100 BSC | 2.54 BSC |  |  |  |  |  |
| eB | - | .430 | - | 10.92 |  |  |  |
| L | .115 | .160 | 2.92 | 4.06 |  |  |  |
| N | $8^{\circ}$ |  |  | $8^{\circ}$ |  |  | 5 |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E1" do not include mold flashing. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
3. Terminal numbers are for reference only.
4. "C" dimension does not include solder finish thickness.
5. Symbol " $N$ " is the maximum number of terminals.


## Ordering Information

| Product Number | Temperature Range | Screening | Package |
| :--- | :---: | :---: | :---: |
| RC4227FN | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | Commercial | 8 Pin Plastic DIP |
| RC4227GN | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | Commercial | 8 Pin Plastic DIP |
| RM4227BD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 8 Pin Ceramic DIP |
| RM4227BD $/ 883^{1}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Military | 8 Pin Ceramic DIP |

## Note:

1. /883 suffix denotes MII-STD-883, Par. 1.2.1 compliant device.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
